

## WHAT IS CLAIMED IS:

1           1.    A router for interconnecting N interfacing peripheral  
2    devices, said router comprising a plurality of routing nodes  
3    coupled to one another via switching circuitry, a first one of said  
4    plurality of routing nodes comprising:  
5           at least one physical medium device (PMD) module capable of  
6    transmitting data packets to and receiving data packets from  
7    selected ones of said N interfacing peripheral devices;  
8           an ingress processor capable of receiving incoming data  
9    packets from said at least one PMD module;  
10          an egress processor capable of transmitting data packets to  
11   said at least one PMD module; and  
12          a medium access control (MAC) processor capable of forwarding  
13   data packets from said ingress processor to said switching  
14   circuitry and forwarding data packets from said switching circuitry  
15   to said egress processor, wherein said MAC processor is capable of  
16   determining whether a first data packet received from said ingress  
17   processor is directed to said egress processor and, in response to  
18   said determination, transferring said first data packet directly to  
19   said egress processor without forwarding said first data packet  
20   through said switching circuitry.

1        2.    The router as set forth in Claim 1 wherein said MAC  
2 processor determines whether said first data packet is directed to  
3 said egress processor by an address of said first data packet.

1        3.    The router as set forth in Claim 2 wherein said MAC  
2 processor determines that said first data packet is directed to  
3 said egress processor if said address of said first data packet  
4 matches an address of said MAC processor.

1        4.    The router as set forth in Claim 3 wherein said MAC  
2 processor forwards said first data packet to said switching  
3 circuitry if said address of said first data packet does not match  
4 said address of said MAC processor.

1        5.    The router as set forth in Claim 4 wherein said MAC  
2 processor comprises a field programmable gate array.

1        6.    The router as set forth in Claim 5 wherein said MAC  
2 processor comprises a transmit state machine capable of capable of  
3 determining whether said first data packet is directed to said  
4 egress processor.

1        7.    The router as set forth in Claim 6 wherein said MAC  
2    processor comprises a receive state machine coupled to said  
3    transmit state machine capable of receiving said first data packet  
4    from said transmit state machine if said transmit state machine  
5    determines said first data packet is directed to said egress  
6    processor.

1        8.    The router as set forth in Claim 7 wherein said receive  
2    state machine forwards said first data packet from said transmit  
3    state machine to said egress processor.

1           9.    A communication network comprising a plurality of routers  
2   that communicate data packets to one another and to interfacing  
3   peripheral devices, each router comprising a plurality of routing  
4   nodes coupled to one another via switching circuitry, wherein a  
5   first one of said plurality of routing nodes comprises:

6           a physical medium device (PMD) module capable of transmitting  
7   data packets to and receiving data packets from external devices;

8           an ingress processor capable of receiving incoming data  
9   packets from said PMD module;

10          an egress processor capable of transmitting data packets to  
11   said PMD module; and

12          a medium access control (MAC) processor for forwarding data  
13   packets from said ingress processor to said switching circuitry and  
14   forwarding data packets from said switching circuitry to said  
15   egress processor, wherein said MAC processor determines whether a  
16   first data packet received from said ingress processor is directed  
17   to said egress processor and, in response to said determination,  
18   transfers said first data packet to said egress processor without  
19   forwarding said first data packet through said switching circuitry.

1        10. The communication network as set forth in Claim 9 wherein  
2        said MAC processor determines whether said first data packet is  
3        directed to said egress processor by an address of said first data  
4        packet.

1        11. The communication network as set forth in Claim 10  
2        wherein said MAC processor determines that said first data packet  
3        is directed to said egress processor if said address of said first  
4        data packet matches an address of said MAC processor.

1        12. The communication network as set forth in Claim 11  
2        wherein said MAC processor forwards said first data packet to said  
3        switching circuitry if said address of said first data packet does  
4        not match said address of said MAC processor.

1        13. The communication network as set forth in Claim 12  
2        wherein said MAC processor comprises a field programmable gate  
3        array.

1        14. The communication network as set forth in Claim 13  
2        wherein said MAC processor comprises a transmit state machine  
3        capable of capable of determining whether said first data packet is  
4        directed to said egress processor.

1        15. The communication network as set forth in Claim 14  
2 wherein said MAC processor comprises a receive state machine  
3 coupled to said transmit state machine capable of receiving said  
4 first data packet from said transmit state machine if said transmit  
5 state machine determines said first data packet is directed to said  
6 egress processor.

1        16. The communication network as set forth in Claim 15  
2 wherein said receive state machine forwards said first data packet  
3 from said transmit state machine to said egress processor.

1        17. For use in a router comprising a plurality of routing  
2 nodes coupled to one another via switching circuitry, a method of  
3 forwarding data packets comprising the steps of:

4        receiving in an ingress processor a first data packet from an  
5 external device;

6        forwarding the received first data packet to a medium access  
7 control (MAC) processor capable of forwarding data packets from the  
8 ingress processor to the switching circuitry;

9        determining in the MAC processor whether the first data packet  
10 received from the ingress processor is directed to an egress  
11 processor associated with the MAC processor; and

12       in response to a determination that the first data packet is  
13 directed to the egress processor, transferring the first data  
14 packet directly to the egress processor without forwarding the  
15 first data packet through the switching circuitry.

1        18. The method as set forth in Claim 17 wherein the step of  
2 determining whether the first data packet received from the ingress  
3 processor is directed to the egress processor comprises the step of  
4 determining whether an address of the first data packet matches an  
5 address of the MAC processor.

1           19. The method as set forth in Claim 18 further comprising  
2 the step of forwarding the first data packet to the switching  
3 circuitry if the address of the first data packet does not match  
4 the address of the MAC processor.

1           20. The method as set forth in Claim 19 wherein the step of  
2 transferring the first data packet directly to the egress processor  
3 comprises the sub-step of forwarding the first data packet to the  
4 egress processor if the address of the first data packet matches  
5 the address of the MAC processor.